



OCP SUMMIT

March 20-21
2018
San Jose, CA

OPEN. FOR BUSINESS.



OCP Initiatives and Intel Implementations

Mohan J. Kumar
Intel Fellow
Intel Corporation

OPEN. FOR BUSINESS.



Agenda

- Open Firmware
- Firmware at Scale
- Platform Attestation
- Summary



Open Firmware

OPEN HARDWARE.


OPEN SOFTWARE.

OPEN FUTURE.



OPEN
Compute Project

UEFI-based Open Firmware (for Intel-based Server Platforms)



Mt. Olympus Xeon-based platform with UEFI-based open firmware available

Intel support for OpenBMC

- **Market Direction**


- Customer Desire
- Security, Easy Access to Source Code

- **Collaboration**

- Shared Efforts
- Enabling ODMs and 3rd Party Vendors

- **Open Manageability Standards**

- OCP,





Firmware Management at Scale

OPEN HARDWARE.

OPEN SOFTWARE.

OPEN FUTURE.




OPEN
Compute Project

Platform Firmware Configuration

- Firmware Configuration in current model is based on BIOS Setup utility
- Current model does not allow for
 - remote configuration
 - At scale configuration
- Proposing a Redfish based model for BIOS configuration
- Allows BIOS configuration using a browser
- Supports Fleet configuration using scripts

The image shows two overlapping BIOS configuration screens. The top screen is titled 'iSCSI Configuration' and displays the 'iSCSI Initiator Name' as 'iqn.sample.initiator'. A note on the right states: 'The worldwide unique name of iSCSI Initiator. Only IQN format is accepted.' Below this, there are menu options: 'Add an Attempt', 'Attempt 1', and 'Delete Attempts'. The bottom screen is titled 'Attempt Configuration' and shows fields for 'ISID' (0CDCD426C974), 'Enable DHCP' (disabled), 'Initiator IP Address' (10.239.158.101), 'Initiator Subnet Mask' (255.255.255.0), and 'Gateway' (10.239.158.1). A note on the right says: 'Enter IP address in dotted-decimal notation.' Below these are fields for 'Target Name' (iqn.sample.target), 'Target Address' (10.239.158.8), 'Target Port' ([3260]), 'Boot LUN' (0), and 'Authentication Type' (<None>). At the bottom, a legend indicates: '↑↓=Move Highlight', 'F9=Reset to Defaults', 'F10=Save', '<Enter>=Select Entry', and 'Esc=Exit'.

Platform Firmware Configuration (contd.)



- User communicates to BMC via Redfish
- BIOS configuration stored in BMC is pulled by BIOS at boot and converted to UEFI BIOS Configuration settings
- Submitted to Redfish SPMF Forum

Platform Firmware Configuration

Proposed Redfish model

BIOSAttributeRegistry*.json

```
{
  "CurrentValue": null,
  "DisplayName": "Minimum Processor Idle Power Core C-State",
  .....,
  "AttributeName": "MinProcIdlePower",
  .....,
  "Value": [
    {
      "ValueDisplayName": "C6 State",
      "ValueName": "C6"
    },
    {
      "ValueDisplayName": "C3 State",
      "ValueName": "C3"
    },
    .....,
  ],
  "AttributeDependencies": [
    {
      "AttributeDependency": {
        "$or": [
          {
            "$EQU": { "/PowerProfile/CurrentValue": "BalancedPowerPerf" }
          },
          {
            "$EQU": { "/PowerProfile/CurrentValue": "MinPower" }
          }
        ],
        "CurrentValue": "C6"
      }
    },
    .....,
  ],
  .....,
}
```


Set "MinProcIdlePower/CurrentValue" to "C6" if (
"PowerProfile/CurrentValue" == "BalancedPowerPerf" ||
"PowerProfile/CurrentValue" == "MinPower"
)

Platform Firmware Configuration in Action



```
1 {
2   "@odata.type": "#Bios.v1_0_2.Bios",
3   "Id": "Bios",
4   "Name": "BIOS Configuration Current Settings",
5   "Description": "BIOS Configuration Current Settings.",
6   "AttributeRegistry": "/redfish/v1/Registries/BiosAttributeRegistryUefiKeyword.v1_0_0",
7   "Attributes": {
8     "xUEFIIns_Dev0006_iSCSIInitiatorName": "iqn.sample.initiator",
9     "xUEFIIns_Dev0006_iSCSI MacAddr": "8C:DC:D4:26:C9:74",
10    "xUEFIIns_Dev0006_iSCSIDisplayAttemptList": "Attempt:1 ",
11    "xUEFIIns_Dev0006_iSCSIAttemptName1": "Attempt 1",
12    "xUEFIIns_Dev0006_iSCSIBootEnable1": 0,
13    "xUEFIIns_Dev0006_iSCSIIpAddressType1": 0,
14    "xUEFIIns_Dev0006_iSCSIConnectRetry1": 0,
15    "xUEFIIns_Dev0006_iSCSIConnectTimeout1": 232,
16    "xUEFIIns_Dev0006_iSCSIISID1": "0CDD426C974",
17    "xUEFIIns_Dev0006_iSCSIInitiatorInfoViaDHCP1": 0,
18    "xUEFIIns_Dev0006_iSCSIInitiatorIpAddress1": "10.239.158.101",
19    "xUEFIIns_Dev0006_iSCSIInitiatorNetmask1": "255.255.255.0",
20    "xUEFIIns_Dev0006_iSCSIInitiatorGateway1": "10.239.158.1",
21    "xUEFIIns_Dev0006_iSCSITargetInfoViaDHCP1": 0,
22    "xUEFIIns_Dev0006_iSCSITargetTcpPort1": 3260,
23    "xUEFIIns_Dev0006_iSCSITargetName1": "iqn.sample.target",
24    "xUEFIIns_Dev0006_iSCSITargetIpAddress1": "10.239.158.8",
25    "xUEFIIns_Dev0006_iSCSILUN1": "0",
26    "xUEFIIns_Dev0006_iSCSIAuthenticationMethod1": 0,
27    "xUEFIIns_Dev0006_iSCSIChapType1": 0,
28    "xUEFIIns_Dev0006_iSCSIChapUsername1": "",
29    "xUEFIIns_Dev0006_iSCSIChapSecret1": "",
30    "xUEFIIns_Dev0006_iSCSIReverseChapUsername1": "",
31    "xUEFIIns_Dev0006_iSCSIReverseChapSecret1": ""
32  },
33  "@Redfish.Settings": {
34    "@odata.type": "#Settings.v1_0_4.Settings",
35    "Time": "03/07/2018 14:24",
36    "ETag": "\"2e884d9fb709c79ca5ed30b3435b81b37e2d2613\"",
37    "Message": "#AttributeRegistry.v1_0_0.AttributeRegistry",
38    "@odata.id": "/redfish/v1/Registries/BiosAttributeRegistryUefiKeyword.v1_0_0",
39    "Description": "This registry defines a representation of BIOS Attribute instances (UEFI configuration)",
40    "Id": "BiosAttributeRegistryUefiKeyword.v1_0_0",
41    "Language": "en",
42    "Name": "BIOS Attribute Registry",
43    "OwningEntity": "Intel",
44    "RegistryVersion": "1.0.0",
45    "RegistryEntries": {
46      "Attributes": [
47        {
48          "AttributeName": "xUEFIIns_Dev0006_iSCSIInitiatorName",
49          "UefiDevicePath": "VenHw(4B47D616-ABD6-4552-9D44-CCAD2E0F4CF9)",
50          "UefiKeywordName": "iSCSIInitiatorName",
51          "DisplayName": "iSCSI Initiator Name",
52          "HelpText": "The worldwide unique name of iSCSI Initiator. Only IQN format is accepted.",
53          "ReadOnly": false,
54          "ResetRequired": false,
55          "MenuPath": "iSCSI_Configuration",
56          "Type": "String",
57          "MaxLength": 223,
58          "MinLength": 4
59        },
60        {
61          "AttributeName": "xUEFIIns_Dev0006_iSCSI MacAddr",
62          "UefiDevicePath": "VenHw(4B47D616-ABD6-4552-9D44-CCAD2E0F4CF9)",
63          "UefiKeywordName": "iSCSI MacAddr",
64          "Type": "String",
65          "MaxLength": 96,
66          "MinLength": 0
67        }
68      ]
69    }
70  }
71 }
```

Query BIOS Configuration via HTTP Get




```
Process PATCH request:
{
  "Attributes": {
    "xUEFIIns_Dev0006_iSCSIInitiatorName": "iqn.test.patch",
    "xUEFIIns_Dev0006_iSCSIInitiatorIpAddress1": "10.239.192.218",
    "xUEFIIns_Dev0006_iSCSIInitiatorNetmask1": "255.255.255.0",
    "xUEFIIns_Dev0006_iSCSIInitiatorGateway1": "10.239.192.1"
  }
}
Check key in patch_data:xUEFIIns_Dev0006_iSCSIInitiatorName
Check key in patch_data:xUEFIIns_Dev0006_iSCSIInitiatorIpAddress1
Check key in patch_data:xUEFIIns_Dev0006_iSCSIInitiatorNetmask1
Check key in patch_data:xUEFIIns_Dev0006_iSCSIInitiatorGateway1
127.0.0.1 -- [14/Mar/2018 11:22:10] "PATCH /redfish/v1/Systems/2M220101SL/Bios/Settings HTTP/1.1" 204 -
```

Update BIOS Configuration via HTTP Patch

Log Console in Managed Server Platform

Firmware Version Dependency



Example Firmware Update Dependency

```
"FirmwareInventory": [  
  {  
    "@odata.id": "/redfish/v1/Managers/UpdateService/...",  
    "Updateable": true,  
    "Name": "Rack Management Controller Firmware"  
    "SoftwareId": "intel/rmc-fw",  
    "Version": "1.2.1",  
    "UpdateDependencies": [  
      "$and": [  
        {"intel/bios": ">=0.6.1"},  
        {"intel/bmc-fw": "==1.0.1"},  
        {"intel/rmc-fw": ">=1.0.1"}  
      ]  
    ]  
  },  
  . . .  
]
```

- Dependency model for Platform Firmware Configuration also used to describe firmware update dependencies
- Submitted to Redfish SPMF Forum

For more details, please attend “Redfish OCP profile for Server Platforms” on March 21, 10:30AM



Platform Attestation

OPEN HARDWARE.


OPEN SOFTWARE.

OPEN FUTURE.



OPEN
Compute Project

Platform Attestation Support



Intel is working to deliver the best implementation of OCP Platform Attestation principles (Cerberus) with Intel[®] Platform Firmware Resilience (Intel[®] PFR)


- Attestation of BIOS and BMC images before allowing firmware to run
- Intel further extends platform security with **mutual attestation** between CPU and additional platform root-of-trust solutions
- Can detect compromised firmware and **automatically recover** to known-good state
- Performs attestation during both **warm and hard resets**
- **Monitors and filters** SPI bus traffic during runtime to help further reduce attacks
- Attestation capabilities extendable to additional **peripheral firmware**

Platform Attestation Support

PCIe* Device Firmware Measurement + Attestation

Platforms need mechanisms to determine the identity and capability of devices to make trust decisions

- Device Firmware Measurement to verify both immutable and mutable firmware versions
- Device Authentication mechanism to query a Device's identities tied to a Device private key



PCI Express* Device Security Enhancements Proposal Draft Specification Posted (URL below)

- Defines register interfaces for Device Measurement and Authentication
- Follows established industry paradigms & builds on the industry architecture for USB Authentication

<https://www.intel.com/content/www/us/en/io/pci-express/pci-express-architecture-devnet-resources.html>

* All product names are trademarks, registered trademarks, or service marks of their respective owners.



Summary

OPEN HARDWARE.

OPEN SOFTWARE.

OPEN FUTURE.



OPEN
Compute Project

Summary

Intel actively engaged in OCP Platform firmware and OCP Security WG

Intel and partners providing more Open UEFI firmware solutions

Intel OpenBMC solution underway (Visit the Intel Booth A12)

Intel driving firmware management at scale solutions via SPMF

Intel plans to support OCP platform attestation (Cerberus) with best implementation using PFR

Intel's proposal for Device Security Enhancements further improves platform security for PCIe peripherals

Notices & Disclaimers

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration.

No computer system can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. For more complete information about performance and benchmark results, visit <http://www.intel.com/benchmarks>.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <http://www.intel.com/benchmarks>.

Benchmark results were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown." Implementation of these updates may make these results inapplicable to your device or system.

Intel® Advanced Vector Extensions (Intel® AVX)* provides higher throughput to certain processor operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a) some parts to operate at less than the rated frequency and b) some parts with Intel® Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and system configuration and you can learn more at <http://www.intel.com/go/turbo>.

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Cost reduction scenarios described are intended as examples of how a given Intel-based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.

© 2018 Intel Corporation.

Intel, the Intel logo, and Intel Xeon are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as property of others.



OCP SUMMIT